6.14 Interrupts

Timer Interrupt


The timer interrupt is accessible as bit 15 of the Cause register, IP[7], as shown in Figure 6-5. This bit is set when one of the following occurs:




Copyright 1995, MIPS Technologies, Inc. -- 29 JAN 96


Generated with CERN WebMaker